




2-Stage Miller Compensated Op-Amp Schematic using 180nm Process Node:



Dummies used:




Layout:




Individual parts:


All PMOS:




Differential Pairs:



Current Mirrors at the bottom:




Capacitor and Resistor:



DRC and LVS Check:

DRC:



LVS Check:

